This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.





United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

DATE MAILED: 09/14/2004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/750,198	12/27/2000	Anil Vasudevan	042390.P9018	7014	
7590 09/14/2004			EXAMINER		
R. Alan Burnett			HUYNH, KIM T		
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP			ART UNIT	PAPER NUMBER	
7th Floor 12400 Wilshire Boulevard			2112		
Los Angeles, CA 90025-1026			DATE MAILED, 00/14/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.



•				$-1.)$ \angle			
		Application No.	Applicant(s)	Je J			
		09/750,198	VASUDEVAN, ANIL				
	Office Action Summary	Examiner	Art Unit				
		Kim T. Huynh	2112				
Period for	- The MAILING DATE of this communication app Reply	pears on the cover sheet wit	h the correspondence address				
THE N - Extens after S - If the p - If NO p - Failure Any re	PRTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 EX (6) MONTHS from the mailing date of this communication. beriod for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period to to reply within the set or extended period for reply will, by statute to ply received by the Office later than three months after the mailing at patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a re y within the statutory minimum of thirty will apply and will expire SIX (6) MON' , cause the application to become AB.	eply be timely filed (30) days will be considered timely. THS from the mailing date of this communicati ANDONED (35 U.S.C. § 133).	ion.			
Status							
1)⊠	Responsive to communication(s) filed on <u>28 M</u>	1ay 2004.					
2a)⊠	This action is FINAL . 2b) ☐ This	s action is non-final.					
-	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
	on of Claims		.,,				
5)□ 6)⊠ 7)□	Claim(s) <u>1-20</u> is/are pending in the application la) Of the above claim(s) is/are withdrated Claim(s) is/are allowed. Claim(s) <u>1-20</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.					
	on Papers						
	The specification is objected to by the Examine	er.					
•	The drawing(s) filed on 29 <u>December 2000</u> is/a		objected to by the Examiner.				
	Applicant may not request that any objection to the						
	Replacement drawing sheet(s) including the correc The oath or declaration is objected to by the Ex	•					
Priority u	nder 35 U.S.C. § 119						
a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea ee the attached detailed Office action for a list	ts have been received. ts have been received in A crity documents have been u (PCT Rule 17.2(a)).	pplication No received in this National Stage				
Attachment							
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)		ummary (PTO-413) ;/Mail Date				
3) Inform	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	 1	formal Patent Application (PTO-152)				

Application/Control Number: 09/750,198 Page 2

Art Unit: 2112

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over
 Papa et al. (US Patent 6,324,608) in view of Eide et al. (US Patent 6,529,978)
 As per claim 1, Papa discloses an apparatus comprising:
 - A housing; (fig.1, 101)
 - a mainboard (fig.2, 182) including memory (fig.2, 204) and a first
 processor mounted within the housing; (col.3, lines 61-col.4, line 37)
 - a first network interface disposed within the housing and operatively coupled to the first processor, having a first network port (slot) and a first address; (col.4, line 66-col.5, line 10), wherein multiple slots for multiple devices implies different slots per different address)
 - at least one expansion slot for receiving a peripheral device; and (col.4, line 66-col.5, line 10)
 - a network communications link connecting the first network interface to said at least one expansion slot substantially disposed within the housing; (col.4, line 66-col.5, line 35)

Art Unit: 2112

wherein the first processor is enabled to communicate with a
 peripheral device adapted to be coupled within the housing to one of
 said at least one expansion slot and having a built-in network interface
 by transmitting data via the first network interface and the built-in
 network interface over the network communications link using a
 network communications on a network transmission protocol. (col.4,
 line 66-col.6, line 65).

Papa discloses all the limitations as above except using packetized messages based on a network transmission protocol. However, Eide discloses any number of hardware devices coupled to I/O interface 16, an interface to a network 22 t provide communications capability using any number of network protocols (e.g IPX, TCP/IP, SNA, etc.), wherein TCP/IP implies packetized messages. (col.5, lines 10-25), (col.8, lines 1-50)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Eide's teaching into Papa's system so as to have a significant need exists in the art for a manner of changing the bindings between IOA's and IOP's in a hierarchical I/O interface with minimal impact on system availability. (col.2, lines 36-40)

As per claim 2, Papa discloses the apparatus further comprising a second network interface disposed on the mainboard in proximity to one of said at least one expansion slot having a second address and a second network port to enable communication between the first processor and a peripheral device that

Art Unit: 2112

does not include a built-in network interface when the peripheral device is mounted in the one of said at least one expansion slots. (col.4, line 66-col.6, line 65)

Page 4

As per claim 3, Papa discloses wherein the network communications link comprises a network bus embedded in the mainboard. (col.5, lines 21-35), (col.7, lines 7-67)

As per claims 4, 7, Papa discloses wherein the first network interface and the communications link comprise an Ethernet subnet. (col.2, lines 5-24), (col.3, lines 2-10)

As per claim 5, Papa discloses the apparatus further comprising:

- a second processor coupled to the mainboard; and(fig.2, 200s) (col.4, lines 18-37)
- a second network interface operatively coupled to the second processor
 and the network communications link to enable communication between
 the second processor and a peripheral device having a built-in network
 interface when the peripheral device is mounted in one of said at least one
 expansion slots. (col.4, line 66-col.6, line 65)

As per claim 6, Papa discloses a system comprising:

- A housing; and (fig.1, 101)
- A mainboard disposed within the housing to which memory and a first processor are connected, said mainboard providing a first network

Art Unit: 2112

interface operatively coupled to the first processor having a first network port and a first address; (col.4, line 66-col.5, line 10)

- A first peripheral disposed within the housing; (col.5, lines 22-col.6, line
 65)
- A second network interface operatively coupled to the mainboard,
 providing a second network port and a second network address, the
 second network interface linked in communication with the first peripheral device; and (col.4, line 66-col.6, line 65)
- A communications link between the first and second network interfaces substantially disposed within the housing. (col.4, line 66-col.6, line 65)

Papa discloses all the limitations as above except using packetized messages based on a network transmission protocol to provide communication between the first processor and the first peripheral device. However, Eide discloses any number of hardware devices coupled to I/O interface 16, an interface to a network 22 t provide communications capability using any number of network protocols (e.g IPX, TCP/IP, SNA, etc.), wherein TCP/IP implies packetized messages. (col.5, lines 10-25), (col.8, lines 1-50)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Eide's teaching into Papa's system so as to have a significant need exists in the art for a manner of changing the bindings between IOA's and IOP's in a hierarchical I/O interface with minimal impact on system availability. (col.2, lines 36-40)

Art Unit: 2112

As per claim 8, Papa discloses wherein the communication link comprises a network signal bus built into the mainboard. (col.5, lines 22-35)

As per claim 9, Papa discloses wherein the communications link comprises a token ring. (col.2, lines 5-24)

As per claim 10, Papa discloses wherein the second network interface is built into the first peripheral device; (col.3,lines 1-10), wherein interface inherently built-in into peripheral device to provide communication)

As per claim 11, Papa discloses wherein the second network interface is built into the mainboard. (col.3, lines 1-10)

As per claim 12, Papa discloses wherein the peripheral device comprises one of a video subsystem, a memory subsystem, a disk controller and a modem. (col. 4, lines 1-7)

As per claim 13, Papa discloses wherein the mainboard further includes a second processor connected to a third network interface having a third network address and network port connected to the communication link. (col.4, line 66-col.6, line 65)

As per claims 14, 15, 17, Papa discloses a method for enabling communication between a peripheral device disposed within a computing machine having a processor and an application running on the processor, comprising:

 providing a network interface for each of the processor and the peripheral device; (col.4, line 66-col.6, line 65)

Art Unit: 2112

 providing a communication link between the network interfaces of the processor and the peripheral device; (col.3, lines 1-10), (col.4, line 66col.6, line 65)

Page 7

- creating a network socket for each of the processor and the peripheral device; (col.4, line 66-col.6, line 65)
- stabling a connection between the processor and the peripheral device;
 and (col.4, line 66-col.6, line 65)
- generating messages with the application; (col.1, line 64-col.23)
- transferring the messages between the processor and peripheral device using a network transmission protocol. (col.1, line 64-col.23)

Papa discloses all the limitations as above except using packetized messages based on a network transmission protocol. However, Eide discloses any number of hardware devices coupled to I/O interface 16, an interface to a network 22 t provide communications capability using any number of network protocols (e.g IPX, TCP/IP, SNA, etc.), wherein TCP/IP inherently implies packetized messages. (col.5, lines 10-25), (col.8, lines 1-50)

It would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Eide's teaching into Papa's system so as to have a significant need exists in the art for a manner of changing the bindings between IOA's and IOP's in a hierarchical I/O interface with minimal impact on system availability. (col.2, lines 36-40)

Art Unit: 2112

As per claim 16, Papa discloses the method further comprising applying security measures to determine if an application may connect to a particular peripheral device. (col.1, lines 64-67)

As per claim 18, Papa discloses wherein the communications link and the network interfaces comprise an internal Ethernet network. (col.2, lines 5-24)

As per claim 19, Papa discloses wherein the communications link and the network interfaces comprises an internal token ring network. (col.2, lines 5-24)

As per claim 20, Papa discloses the system further comprising:

A storage device on which software is stored, the software comprising machine instructions that are executable by the first processor that includes a socket application interface (API) that binds the address of the first peripheral device to the second network port and a network interface abstraction layer that provides an abstracted interface that enables an application to communicate with the first peripheral device using a networking protocol. (col.3, lines 1-10), (col.3, line 53-col.4, line55)

Response to Amendment

- 3. Applicant's amendment filed on 5/28/04 have been fully considered but not place an application in condition for allowance.
- a. In response to applicant's argument that the combination of Papa and Eide fails to teach or suggest peripheral devices communicate with processor 12 using packetized messages. Examiner respectfully disagrees. As Eide notes at figures 1 and
- 2, Examiner further cited for clarification, any number of hardware devices coupled to

Art Unit: 2112

I/O interface 16. Network 22, ie of IOP at slot 1 communicate via system I/O bus 18 to processor 12, provides communications capability using any network protocols (e.g IPX, TCP/IP, SNA, etc.) wherein TCP/IP implies packetized messages. (col.5, lines 10-25). Furthermore, External communication with apparatus 10 is handled through an input/output (I/O) interface 16 including a system I/O bus 18 including a plurality of locations 20 (slots) which provides an interface with various hardware peripheral devices 22-30. Each location 20 on bus 18 is configured to receive an input/output process (IOP) or input/output adaptor (IOA). (col.4, lines 34-47). A plurality of software components that implement (packetized) the dynamic binding capability of I/O interface 16. The bus notifies IOP to take ownership of IOA and sends a command(packetized messages) to the hardware driver associated with IOP to indicate the acquisition of IOA. IOA assignment based upon a command line-type (pakcetized messages) interface as supported by the computer. (col.8, lines 1-50)

Thus, the prior art teaches the invention as claimed and the claims do not distinguish over the prior art as applied.

Conclusion

4. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the

Application/Control Number: 09/750,198 Page 10

Art Unit: 2112

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (571)272-3635 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 9.00AM- 6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (571)272-3632 or via e-mail addressed to [mark.rinehart@uspto.gov]. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9306 for regular communications and After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-2100.

Kim Huynh

September 13, 2004

DERVISORY PATENT EXAMINER

YEARING AGY CENTER 2100